[{"title":"(194个子文件10.88MB)FPGA_veriog_Quartus_DDS","children":[{"title":"DDS_module_run_msim_rtl_verilog.do.bak <span style='color:#111;'>1.83KB</span>","children":null,"spread":false},{"title":"DDS_module.vt.bak <span style='color:#111;'>3.00KB</span>","children":null,"spread":false},{"title":"DDS_module_run_msim_rtl_verilog.do.bak6 <span style='color:#111;'>1.83KB</span>","children":null,"spread":false},{"title":"DDS_module_v.sdo <span style='color:#111;'>96.58KB</span>","children":null,"spread":false},{"title":"DDS_module.sft <span style='color:#111;'>358B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]