nrf24l01无线接收verilogHDL代码

[{"title":"（113个子文件1.16MB）nrf24l01无线接收verilogHDL代码","children":[{"title":"chengxu_jieshou.doc <span style='color:#111;'>132.00KB</span>","children":null,"spread":false},{"title":"nrf24l01_jieshou_module.fit.summary <span style='color:#111;'>629B</span>","children":null,"spread":false},{"title":"nrf24l01_jieshou_module.pin <span style='color:#111;'>26.79KB</span>","children":null,"spread":false},{"title":"nrf24l01_jieshou_module.vwf <span style='color:#111;'>83.12KB</span>","children":null,"spread":false},{"title":"nrf24l01_jieshou_module.fit.smsg <span style='color:#111;'>513B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]