[{"title":"(4个子文件4KB)采用Verilog编写的SPI_core","children":[{"title":"SPI_Core","children":[{"title":"spi_tb.v <span style='color:#111;'>5.03KB</span>","children":null,"spread":false},{"title":"Receive_spi.v <span style='color:#111;'>4.58KB</span>","children":null,"spread":false},{"title":"Send_spi.v <span style='color:#111;'>3.42KB</span>","children":null,"spread":false},{"title":"spi_module.v <span style='color:#111;'>1024B</span>","children":null,"spread":false}],"spread":true}],"spread":true}]