Verilog实现单周期十条指令的cpu

[{"title":"（35个子文件89KB）Verilog实现单周期十条指令的cpu","children":[{"title":"ch1","children":[{"title":"ins.v <span style='color:#111;'>751B</span>","children":null,"spread":false},{"title":"Datastorage.v <span style='color:#111;'>300B</span>","children":null,"spread":false},{"title":"work","children":[{"title":"_vmake <span style='color:#111;'>29B</span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'>48.00KB</span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'>32.88KB</span>","children":null,"spread":false},{"title":"_temp","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"_tempmsg","children":null,"spread":false},{"title":"@_opt","children":[{"title":"_lib2_0.qdb <span style='color:#111;'>32.00KB</span>","children":null,"spread":false},{"title":"_lib3_0.qpg <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"_lib5_0.qdb <span style='color:#111;'>32.00KB</span>","children":null,"spread":false},{"title":"_lib2_0.qtl <span style='color:#111;'>10.33KB</span>","children":null,"spread":false},{"title":"_lib4_0.qtl <span style='color:#111;'>39.29KB</span>","children":null,"spread":false},{"title":"_lib5_0.qpg <span style='color:#111;'>8.00KB</span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'>48.00KB</span>","children":null,"spread":false},{"title":"_lib4_0.qpg <span style='color:#111;'>96.00KB</span>","children":null,"spread":false},{"title":"_lib4_0.qdb <span style='color:#111;'>32.00KB</span>","children":null,"spread":false},{"title":"_lib2_0.qpg <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"_lib3_0.qtl <span style='color:#111;'>8.24KB</span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'>21.97KB</span>","children":null,"spread":false},{"title":"_lib3_0.qdb <span style='color:#111;'>32.00KB</span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"_lib5_0.qtl <span style='color:#111;'>6.18KB</span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'>32.00KB</span>","children":null,"spread":false}],"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'>32.00KB</span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'>3.65KB</span>","children":null,"spread":false}],"spread":true},{"title":"register.v <span style='color:#111;'>385B</span>","children":null,"spread":false},{"title":"acc.v <span style='color:#111;'>305B</span>","children":null,"spread":false},{"title":"ch1.cr.mti <span style='color:#111;'>2.25KB</span>","children":null,"spread":false},{"title":"cu.v <span style='color:#111;'>847B</span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'>407B</span>","children":null,"spread":false},{"title":"ins.v.bak <span style='color:#111;'>751B</span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'>72.00KB</span>","children":null,"spread":false},{"title":"cpu.v <span style='color:#111;'>936B</span>","children":null,"spread":false},{"title":"cputest.v <span style='color:#111;'>199B</span>","children":null,"spread":false},{"title":"ch1.mpf <span style='color:#111;'>95.52KB</span>","children":null,"spread":false},{"title":"pc.v <span style='color:#111;'>404B</span>","children":null,"spread":false}],"spread":false}],"spread":true}]