[{"title":"(35个子文件649KB)CPLD_EPM240最小系统,原理图和PCB","children":[{"title":"CPLD_project","children":[{"title":"Sheet1.SchDoc <span style='color:#111;'>579.00KB</span>","children":null,"spread":false},{"title":"Sheet1.SchDocPreview <span style='color:#111;'>85.59KB</span>","children":null,"spread":false},{"title":"PCB1.PcbDocPreview <span style='color:#111;'>70.34KB</span>","children":null,"spread":false},{"title":"Schlib1.SchLib <span style='color:#111;'>4.50KB</span>","children":null,"spread":false},{"title":"PCB_Project1.IntLib <span style='color:#111;'>28.50KB</span>","children":null,"spread":false},{"title":"PCB_Project1.PrjPCBStructure <span style='color:#111;'>626B</span>","children":null,"spread":false},{"title":"ProjectLogsforPCB_Project1","children":[{"title":"PCB1PCBECO2011-4-21-09-27.LOG <span style='color:#111;'>968B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-3-281-29-20.LOG <span style='color:#111;'>16.37KB</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-3-281-35-46.LOG <span style='color:#111;'>45B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-13-37.LOG <span style='color:#111;'>328B</span>","children":null,"spread":false},{"title":"Sheet1SCHECO2011-4-315-09-59.LOG <span style='color:#111;'>128B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-23-00-49.LOG <span style='color:#111;'>122B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-00-48.LOG <span style='color:#111;'>520B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-00-01.LOG <span style='color:#111;'>1.90KB</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-02-24.LOG <span style='color:#111;'>344B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-08-49.LOG <span style='color:#111;'>496B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-06-35.LOG <span style='color:#111;'>300B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-13-54.LOG <span style='color:#111;'>356B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-09-10.LOG <span style='color:#111;'>328B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-13-21.LOG <span style='color:#111;'>1.51KB</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-03-07.LOG <span style='color:#111;'>344B</span>","children":null,"spread":false},{"title":"Sheet1SCHECO2011-3-281-29-00.LOG <span style='color:#111;'>3.81KB</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-02-47.LOG <span style='color:#111;'>692B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-07-23.LOG <span style='color:#111;'>300B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-06-06.LOG <span style='color:#111;'>388B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-04-24.LOG <span style='color:#111;'>340B</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-08-26.LOG <span style='color:#111;'>304B</span>","children":null,"spread":false},{"title":"Sheet1SCHECO2011-3-3123-37-49.LOG <span style='color:#111;'>1.20KB</span>","children":null,"spread":false},{"title":"Sheet1SCHECO2011-4-21-00-27.LOG <span style='color:#111;'>1.62KB</span>","children":null,"spread":false},{"title":"PCB1PCBECO2011-4-21-10-13.LOG <span style='color:#111;'>356B</span>","children":null,"spread":false}],"spread":false},{"title":"PCB_Project1.PrjPCB <span style='color:#111;'>33.70KB</span>","children":null,"spread":false},{"title":"ProjectOutputsforPCB_Project1","children":[{"title":"DesignRuleCheck-PCB1.html <span style='color:#111;'>14.82KB</span>","children":null,"spread":false},{"title":"DesignRuleCheck-PCB1.drc <span style='color:#111;'>1.12KB</span>","children":null,"spread":false}],"spread":true},{"title":"PcbLib1.PcbLib <span style='color:#111;'>30.00KB</span>","children":null,"spread":false},{"title":"PCB1.PcbDoc <span style='color:#111;'>893.50KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}]