[{"title":"(44个子文件64KB)systemverilog的经典例程可直接执行","children":[{"title":"arb_if","children":[{"title":"test.sv.bak <span style='color:#111;'>1.92KB</span>","children":null,"spread":false},{"title":"top.sv.bak <span style='color:#111;'>763B</span>","children":null,"spread":false},{"title":"arb.sv.bak <span style='color:#111;'>1.94KB</span>","children":null,"spread":false},{"title":"test.sv <span style='color:#111;'>2.04KB</span>","children":null,"spread":false},{"title":"arb_if.mpf <span style='color:#111;'>67.35KB</span>","children":null,"spread":false},{"title":"arb.sv <span style='color:#111;'>1.53KB</span>","children":null,"spread":false},{"title":"work","children":[{"title":"_vmake <span style='color:#111;'>26B</span>","children":null,"spread":false},{"title":"arb_if","children":[{"title":"_primary.dat <span style='color:#111;'>378B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>131B</span>","children":null,"spread":false},{"title":"verilog.rw <span style='color:#111;'>2.08KB</span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'>8.13KB</span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'>334B</span>","children":null,"spread":false}],"spread":true},{"title":"top","children":[{"title":"_primary.dat <span style='color:#111;'>244B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>66B</span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'>470B</span>","children":null,"spread":false}],"spread":true},{"title":"arb","children":[{"title":"_primary.dat <span style='color:#111;'>1.25KB</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>205B</span>","children":null,"spread":false},{"title":"verilog.rw <span style='color:#111;'>2.07KB</span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'>17.34KB</span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'>3.43KB</span>","children":null,"spread":false}],"spread":true},{"title":"test","children":[{"title":"_primary.dat <span style='color:#111;'>1.76KB</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>68B</span>","children":null,"spread":false},{"title":"verilog.rw <span style='color:#111;'>3.35KB</span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'>49.51KB</span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'>2.31KB</span>","children":null,"spread":false}],"spread":true},{"title":"_temp","children":[{"title":"vlogdzws3k <span style='color:#111;'>1.26KB</span>","children":null,"spread":false},{"title":"vloge92e12 <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"vlogysnhh9 <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"vlogcbkf44 <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"vloghhfdg5 <span style='color:#111;'>1.26KB</span>","children":null,"spread":false},{"title":"vlog6ygfvz <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"vlogj868nv <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"vlogfw5eq0 <span style='color:#111;'>1.26KB</span>","children":null,"spread":false},{"title":"vlog50m0vk <span style='color:#111;'>1.26KB</span>","children":null,"spread":false},{"title":"vlogetfya5 <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"vlogh432dn <span style='color:#111;'>1.27KB</span>","children":null,"spread":false},{"title":"vlogj8cxr1 <span style='color:#111;'>1.28KB</span>","children":null,"spread":false}],"spread":false},{"title":"_info <span style='color:#111;'>1.09KB</span>","children":null,"spread":false}],"spread":true},{"title":"arb_if.sv.bak <span style='color:#111;'>1004B</span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'>347B</span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'>16.00KB</span>","children":null,"spread":false},{"title":"top.sv <span style='color:#111;'>340B</span>","children":null,"spread":false},{"title":"arb_if.sv <span style='color:#111;'>581B</span>","children":null,"spread":false},{"title":"arb_if.cr.mti <span style='color:#111;'>726B</span>","children":null,"spread":false}],"spread":false}],"spread":true}]