[{"title":"(15个子文件128KB)verilog实现fpu","children":[{"title":"fpu","children":[{"title":"fpu_exceptions.v <span style='color:#111;'>9.01KB</span>","children":null,"spread":false},{"title":"fpu_TB.v <span style='color:#111;'>25.34KB</span>","children":null,"spread":false},{"title":"fpu_double.v <span style='color:#111;'>8.37KB</span>","children":null,"spread":false},{"title":"Readme.txt <span style='color:#111;'>4.82KB</span>","children":null,"spread":false},{"title":"Double_FPU.PDF <span style='color:#111;'>100.22KB</span>","children":null,"spread":false},{"title":"fpu_round.v <span style='color:#111;'>4.09KB</span>","children":null,"spread":false},{"title":"fpu_add.v <span style='color:#111;'>5.17KB</span>","children":null,"spread":false},{"title":"pipeline","children":[{"title":"Readme_pipeline.txt <span style='color:#111;'>2.88KB</span>","children":null,"spread":false},{"title":"fpu_mul_TB.v <span style='color:#111;'>4.59KB</span>","children":null,"spread":false},{"title":"fpu_addsub_TB.v <span style='color:#111;'>7.28KB</span>","children":null,"spread":false},{"title":"fpu_mul.v <span style='color:#111;'>13.60KB</span>","children":null,"spread":false},{"title":"fpu_addsub.v <span style='color:#111;'>20.38KB</span>","children":null,"spread":false}],"spread":true},{"title":"fpu_mul.v <span style='color:#111;'>14.25KB</span>","children":null,"spread":false},{"title":"fpu_div.v <span style='color:#111;'>18.03KB</span>","children":null,"spread":false},{"title":"fpu_sub.v <span style='color:#111;'>10.30KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}]