VerilogHDL低级数字方案（第二版）课后作业代码（AdvancedDigitalDesignwiththeVerilogHDL）.zip

[{"title":"（477个子文件488KB）VerilogHDL高级数字设计（第二版）课后作业代码（AdvancedDigitalDesignwiththeVerilogHDL）.zip","children":[{"title":"NRZI.v <span style='color:#111;'>1.81KB</span>","children":null,"spread":false},{"title":"NRZ_2_Manchester_Mealy.v <span style='color:#111;'>1.13KB</span>","children":null,"spread":false},{"title":"for_and_loop_comb.v <span style='color:#111;'>268B</span>","children":null,"spread":false},{"title":"count_ones_SD.v <span style='color:#111;'>1.18KB</span>","children":null,"spread":false},{"title":"or4_behav_latch.v <span style='color:#111;'>386B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]