[{"title":"(583个子文件12.63MB)dds_正弦信号发生器的VHDL设计_用QuartusII7","children":[{"title":"我们的实验要求.pdf <span style='color:#111;'>189.18KB</span>","children":null,"spread":false},{"title":"hex2bin.bsf <span style='color:#111;'>2.65KB</span>","children":null,"spread":false},{"title":"ch20.bsf <span style='color:#111;'>1.56KB</span>","children":null,"spread":false},{"title":"re_dds.qws <span style='color:#111;'>3.88KB</span>","children":null,"spread":false},{"title":"show16.bsf <span style='color:#111;'>1.96KB</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]