PetrifyisatoolforthesynthesisofboundedPetrinetsandlogicsynthesisofasynchronouscontrollers.PetrifyinitiallyperformsatokenflowanalysisofthePetrinetandproducesafinitetransitionsystem(TS).IntheinitialTS,alltransitionswiththesamelabelareconsideredasoneevent.TheTSisthentransformedandtransitionsrelabeledtofulfiltheconditionsrequiredtoobtainaPetrinetwithbisimilarortrace-equivalentbehavior.SomepropertiesforthesynthesizedPetrinetcanbeimposed(e.g.free-choice,uniquechoice,pure,state-machinedecomposable,etc.).Additionally,petrifycaninterpretthePetrinetasaSignalTransitionGraph(STG),inwhicheventsrepresentrising/fallingtransitionsofdigitalsignals.FromanSTG,petrifycansynthesizeaspeed-independentcircuitbysolvingtheproblemsofstateencoding,logicsynthesis,logicdecompositionandtechnologymappingontoagatelibrary.Petrifycanalsosynthesizecircuitundertimingassumptionsspecifiedbythedesignerorautomaticallygeneratedbythetool.PetrifyreadstheinputdescriptionfromstdinandwritestheresultingSTGtostdoutunlessotherwisespecified
1