RISC_V多周期CPU设计.zip

[{"title":"（38个子文件60KB）RISC_V多周期CPU设计.zip","children":[{"title":"RISC_V多周期CPU设计","children":[{"title":"说明.txt <span style='color:#111;'>380B</span>","children":null,"spread":false},{"title":"test","children":[{"title":"lb.v <span style='color:#111;'>6.56KB</span>","children":null,"spread":false},{"title":"or.v <span style='color:#111;'>52.56KB</span>","children":null,"spread":false},{"title":"add.v <span style='color:#111;'>12.80KB</span>","children":null,"spread":false},{"title":"auipc.v <span style='color:#111;'>1.53KB</span>","children":null,"spread":false},{"title":"testall.sv <span style='color:#111;'>2.46KB</span>","children":null,"spread":false},{"title":"sltiu.v <span style='color:#111;'>6.86KB</span>","children":null,"spread":false},{"title":"testall.S <span style='color:#111;'>3.01KB</span>","children":null,"spread":false},{"title":"and.v <span style='color:#111;'>6.56KB</span>","children":null,"spread":false},{"title":"sra.v <span style='color:#111;'>14.63KB</span>","children":null,"spread":false},{"title":"jal.v <span style='color:#111;'>1.67KB</span>","children":null,"spread":false},{"title":"bltu.v <span style='color:#111;'>8.08KB</span>","children":null,"spread":false},{"title":"lbu.v <span style='color:#111;'>46.47KB</span>","children":null,"spread":false},{"title":"lh.v <span style='color:#111;'>47.08KB</span>","children":null,"spread":false},{"title":"lui.v <span style='color:#111;'>1.84KB</span>","children":null,"spread":false},{"title":"slt.v <span style='color:#111;'>52.56KB</span>","children":null,"spread":false},{"title":"addi.v <span style='color:#111;'>7.19KB</span>","children":null,"spread":false},{"title":"sll.v <span style='color:#111;'>53.78KB</span>","children":null,"spread":false},{"title":"lw.v <span style='color:#111;'>47.08KB</span>","children":null,"spread":false},{"title":"jalr.v <span style='color:#111;'>2.90KB</span>","children":null,"spread":false},{"title":"slli.v <span style='color:#111;'>7.01KB</span>","children":null,"spread":false},{"title":"beq.v <span style='color:#111;'>7.63KB</span>","children":null,"spread":false}],"spread":false},{"title":"RTL","children":[{"title":"DM.v <span style='color:#111;'>1.03KB</span>","children":null,"spread":false},{"title":"IR.v <span style='color:#111;'>863B</span>","children":null,"spread":false},{"title":"EXTdm.v <span style='color:#111;'>997B</span>","children":null,"spread":false},{"title":"IM.v <span style='color:#111;'>2.46KB</span>","children":null,"spread":false},{"title":"PC.v <span style='color:#111;'>985B</span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'>2.62KB</span>","children":null,"spread":false},{"title":"instruction_def.v <span style='color:#111;'>2.05KB</span>","children":null,"spread":false},{"title":"ctrl_encode_def.v <span style='color:#111;'>2.11KB</span>","children":null,"spread":false},{"title":"risc_v.v <span style='color:#111;'>5.21KB</span>","children":null,"spread":false},{"title":"Register_file.v <span style='color:#111;'>1.33KB</span>","children":null,"spread":false},{"title":"NPC.v <span style='color:#111;'>982B</span>","children":null,"spread":false},{"title":"riscv_tb.v <span style='color:#111;'>726B</span>","children":null,"spread":false},{"title":"flopr.v <span style='color:#111;'>843B</span>","children":null,"spread":false},{"title":"EXTImm.v <span style='color:#111;'>1.84KB</span>","children":null,"spread":false},{"title":"mux.v <span style='color:#111;'>1.32KB</span>","children":null,"spread":false},{"title":"control.v <span style='color:#111;'>13.52KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]