VHDL语言FPGA音乐程序

[{"title":"（16个子文件16KB）VHDL语言FPGA音乐程序","children":[{"title":"clock","children":[{"title":"clock.map.summary <span style='color:#111;'>200B</span>","children":null,"spread":false},{"title":"clock.qpf <span style='color:#111;'>904B</span>","children":null,"spread":false},{"title":"db","children":[{"title":"clock.cbx.xml <span style='color:#111;'>87B</span>","children":null,"spread":false},{"title":"clock.eco.cdb <span style='color:#111;'>141B</span>","children":null,"spread":false},{"title":"clock.cmp.rdb <span style='color:#111;'>2.61KB</span>","children":null,"spread":false},{"title":"clock.sld_design_entry.sci <span style='color:#111;'>134B</span>","children":null,"spread":false},{"title":"clock.map.hdb <span style='color:#111;'>4.30KB</span>","children":null,"spread":false},{"title":"clock.map.qmsg <span style='color:#111;'>2.21KB</span>","children":null,"spread":false},{"title":"clock.hif <span style='color:#111;'>291B</span>","children":null,"spread":false},{"title":"clock.db_info <span style='color:#111;'>136B</span>","children":null,"spread":false},{"title":"clock.sld_design_entry_dsc.sci <span style='color:#111;'>134B</span>","children":null,"spread":false}],"spread":true},{"title":"clock.flow.rpt <span style='color:#111;'>3.16KB</span>","children":null,"spread":false},{"title":"clock.qsf <span style='color:#111;'>1.54KB</span>","children":null,"spread":false},{"title":"clock.qws <span style='color:#111;'>609B</span>","children":null,"spread":false},{"title":"clock.vhd <span style='color:#111;'>8.10KB</span>","children":null,"spread":false},{"title":"clock.map.rpt <span style='color:#111;'>9.69KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]