[{"title":"(5个子文件12KB)sdramverilog仿真模型","children":[{"title":"sdr_parameters.vh <span style='color:#111;'>15.43KB</span>","children":null,"spread":false},{"title":"sdr_module.v <span style='color:#111;'>3.03KB</span>","children":null,"spread":false},{"title":"test.v <span style='color:#111;'>11.61KB</span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'>3.04KB</span>","children":null,"spread":false},{"title":"sdr.v <span style='color:#111;'>46.12KB</span>","children":null,"spread":false}],"spread":true}]