[fpga][ax301][verilog]彩灯展现抑制

[{"title":"（123个子文件11.18MB）[fpga][ax301][verilog]彩灯显示控制","children":[{"title":"smg_interface_demo.jdi <span style='color:#111;'>135B</span>","children":null,"spread":false},{"title":"smg_interface_demo.cmp.rdb <span style='color:#111;'>21.61KB</span>","children":null,"spread":false},{"title":"smg_interface_demo.(2).cnf.cdb <span style='color:#111;'>2.16KB</span>","children":null,"spread":false},{"title":"smg_interface_demo.(4).cnf.cdb <span style='color:#111;'>2.40KB</span>","children":null,"spread":false},{"title":"smg_interface_demo.map.logdb <span style='color:#111;'>4B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]