FPGA设计简易时钟

[{"title":"（1184个子文件25.2MB）FPGA设计简易时钟","children":[{"title":"fuse.xmsgs <span style='color:#111;'>367B</span>","children":null,"spread":false},{"title":"topcounter_map.mrp <span style='color:#111;'>9.96KB</span>","children":null,"spread":false},{"title":"topcounter.twr <span style='color:#111;'>5.81KB</span>","children":null,"spread":false},{"title":"xilinxsim.ini <span style='color:#111;'>16B</span>","children":null,"spread":false},{"title":"tb_test2_isim_beh.wdb <span style='color:#111;'>1.19MB</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]