简单CPUverilog实现

[{"title":"（17个子文件11KB）简单CPUverilog实现","children":[{"title":"pc-matrix","children":[{"title":"PC.v <span style='color:#111;'>402B</span>","children":null,"spread":false},{"title":"IR.v <span style='color:#111;'>244B</span>","children":null,"spread":false},{"title":"MBR.v <span style='color:#111;'>474B</span>","children":null,"spread":false},{"title":"BR.v <span style='color:#111;'>250B</span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'>1.16KB</span>","children":null,"spread":false},{"title":"ACC.v <span style='color:#111;'>309B</span>","children":null,"spread":false},{"title":"mux4x32.v <span style='color:#111;'>330B</span>","children":null,"spread":false},{"title":"F.vwf <span style='color:#111;'>69.76KB</span>","children":null,"spread":false},{"title":"CAR.v <span style='color:#111;'>911B</span>","children":null,"spread":false},{"title":"matrix.v <span style='color:#111;'>790B</span>","children":null,"spread":false},{"title":"Z.v <span style='color:#111;'>297B</span>","children":null,"spread":false},{"title":"RAM.v <span style='color:#111;'>5.24KB</span>","children":null,"spread":false},{"title":"MAR.v <span style='color:#111;'>296B</span>","children":null,"spread":false},{"title":"cpu.v <span style='color:#111;'>1.46KB</span>","children":null,"spread":false},{"title":"control_memory.v <span style='color:#111;'>1.31KB</span>","children":null,"spread":false},{"title":"testmatrix.v <span style='color:#111;'>462B</span>","children":null,"spread":false},{"title":"matrix.v.bak <span style='color:#111;'>335B</span>","children":null,"spread":false}],"spread":false}],"spread":true}]