[{"title":"(137个子文件3.88MB)基于FPGA的8b10b编解码verilog实现","children":[{"title":"encode_standard.v <span style='color:#111;'>51.74KB</span>","children":null,"spread":false},{"title":"encode_decode_top.v <span style='color:#111;'>470B</span>","children":null,"spread":false},{"title":"core_control.v <span style='color:#111;'>1.86KB</span>","children":null,"spread":false},{"title":"encode_input_generate.v <span style='color:#111;'>1.81KB</span>","children":null,"spread":false},{"title":"encode8b10b1.v <span style='color:#111;'>1.74KB</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]