MIPS五级流水线的verilog实现

[{"title":"（12个子文件6KB）MIPS五级流水线的verilog实现","children":[{"title":"mips","children":[{"title":"regfile.v <span style='color:#111;'>796B</span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'>1.46KB</span>","children":null,"spread":false},{"title":"MIPS_pipeline.v <span style='color:#111;'>2.58KB</span>","children":null,"spread":false},{"title":"stage3_EX.v <span style='color:#111;'>1.97KB</span>","children":null,"spread":false},{"title":"block_detect.v <span style='color:#111;'>312B</span>","children":null,"spread":false},{"title":"d_mem.v <span style='color:#111;'>469B</span>","children":null,"spread":false},{"title":"stage2_ID.v <span style='color:#111;'>3.33KB</span>","children":null,"spread":false},{"title":"bypass.v <span style='color:#111;'>1.67KB</span>","children":null,"spread":false},{"title":"stage1_IF.v <span style='color:#111;'>2.23KB</span>","children":null,"spread":false},{"title":"control.v <span style='color:#111;'>2.00KB</span>","children":null,"spread":false},{"title":"MIPS_pipeline_tb.v <span style='color:#111;'>277B</span>","children":null,"spread":false},{"title":"stage4_MEM.v <span style='color:#111;'>1.15KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}]