Verilog完成16位计数器

[{"title":"（10个子文件33KB）Verilog实现16位计数器","children":[{"title":"counter","children":[{"title":"sim","children":[{"title":"counter.cr.mti <span style='color:#111;'>505B</span>","children":null,"spread":false},{"title":"counter.f <span style='color:#111;'>48B</span>","children":null,"spread":false},{"title":"novas.rc <span style='color:#111;'>26.48KB</span>","children":null,"spread":false},{"title":"sim.do <span style='color:#111;'>63B</span>","children":null,"spread":false},{"title":"run.bat.bak <span style='color:#111;'>430B</span>","children":null,"spread":false},{"title":"counter.mpf <span style='color:#111;'>83.84KB</span>","children":null,"spread":false},{"title":"run.bat <span style='color:#111;'>434B</span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"bfm","children":null,"spread":false},{"title":"rtl","children":[{"title":"counter.v <span style='color:#111;'>1.21KB</span>","children":null,"spread":false}],"spread":true},{"title":"tb","children":[{"title":"counter_tb.v.bak <span style='color:#111;'>598B</span>","children":null,"spread":false},{"title":"counter_tb.v <span style='color:#111;'>599B</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":null,"spread":false}],"spread":true}],"spread":true}]