用cadence画的ARM+FPGA的核心板（原理图），ARM上挂网口，串口

[{"title":"（18个子文件270KB）用cadence画的ARM+FPGA的核心板（原理图），ARM上挂网口，串口","children":[{"title":"Circuit","children":[{"title":"ZHUKONG.DRC <span style='color:#111;'>8.75KB</span>","children":null,"spread":false},{"title":"ZHUKONG_0.DBK <span style='color:#111;'>433.00KB</span>","children":null,"spread":false},{"title":"allegro","children":[{"title":"pstchip.dat,1 <span style='color:#111;'>84.26KB</span>","children":null,"spread":false},{"title":"pstxnet.dat,3 <span style='color:#111;'>148.96KB</span>","children":null,"spread":false},{"title":"netlist.log <span style='color:#111;'>22.87KB</span>","children":null,"spread":false},{"title":"pstxprt.dat,2 <span style='color:#111;'>50.61KB</span>","children":null,"spread":false},{"title":"pstxnet.dat,1 <span style='color:#111;'>148.96KB</span>","children":null,"spread":false},{"title":"pstchip.dat,2 <span style='color:#111;'>84.26KB</span>","children":null,"spread":false},{"title":"pstchip.dat,3 <span style='color:#111;'>84.26KB</span>","children":null,"spread":false},{"title":"pstxprt.dat,3 <span style='color:#111;'>50.61KB</span>","children":null,"spread":false},{"title":"pstxnet.dat,2 <span style='color:#111;'>148.96KB</span>","children":null,"spread":false},{"title":"pstxnet.dat <span style='color:#111;'>148.26KB</span>","children":null,"spread":false},{"title":"pstxprt.dat <span style='color:#111;'>50.61KB</span>","children":null,"spread":false},{"title":"pxlBA.txt <span style='color:#111;'>3.27KB</span>","children":null,"spread":false},{"title":"pstxprt.dat,1 <span style='color:#111;'>50.61KB</span>","children":null,"spread":false},{"title":"pstchip.dat <span style='color:#111;'>84.26KB</span>","children":null,"spread":false}],"spread":false},{"title":"ZHUKONG.DSN <span style='color:#111;'>433.00KB</span>","children":null,"spread":false},{"title":"zhukong.opj <span style='color:#111;'>7.49KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]