[{"title":"(14个子文件24KB)audioresample(音频重采样)","children":[{"title":"verilog","children":[{"title":"v_asrc_v2_0_mult35x35_hdl.v <span style='color:#111;'>5.51KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0.v <span style='color:#111;'>13.33KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_shift_reg_27x16.v <span style='color:#111;'>3.00KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_timing_control_multi_ch.v <span style='color:#111;'>17.22KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_mult_one_third_dual.v <span style='color:#111;'>4.21KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_ratio_calc.v <span style='color:#111;'>15.77KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_divide_sign_fract.v <span style='color:#111;'>8.45KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_moving_ave_26.v <span style='color:#111;'>5.06KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_buffer_mem_gold.v <span style='color:#111;'>3.08KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_filt_interp_gold.v <span style='color:#111;'>17.86KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_filter_mem_gold.v <span style='color:#111;'>79.00KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_ratio_filt.v <span style='color:#111;'>4.27KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_fir_gold_4ch.v <span style='color:#111;'>10.52KB</span>","children":null,"spread":false},{"title":"v_asrc_v2_0_ring_buffer_gold.v <span style='color:#111;'>7.58KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}]