[{"title":"(497个子文件4.32MB)MP3的verilog硬件实现_完整工程","children":[{"title":"Makefile <span style='color:#111;'>852B</span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'>1.67KB</span>","children":null,"spread":false},{"title":"sendmp3.c <span style='color:#111;'>4.84KB</span>","children":null,"spread":false},{"title":"mp3_top.v <span style='color:#111;'>19.98KB</span>","children":null,"spread":false},{"title":"mp3_time.do <span style='color:#111;'>892B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]