精通VerilogHDL：IC设计核心技术实例详解

[{"title":"（5个子文件55.36MB）精通VerilogHDL：IC设计核心技术实例详解","children":[{"title":"精通VerilogHDL：IC设计核心技术实例详解","children":[{"title":"精通VerilogHDL：IC设计核心技术实例详解.part4.rar <span style='color:#111;'>12.11MB</span>","children":null,"spread":false},{"title":"精通VerilogHDL：IC设计核心技术实例详解.part5.rar <span style='color:#111;'>6.91MB</span>","children":null,"spread":false},{"title":"精通VerilogHDL：IC设计核心技术实例详解.part3.rar <span style='color:#111;'>12.11MB</span>","children":null,"spread":false},{"title":"精通VerilogHDL：IC设计核心技术实例详解.part1.rar <span style='color:#111;'>12.11MB</span>","children":null,"spread":false},{"title":"精通VerilogHDL：IC设计核心技术实例详解.part2.rar <span style='color:#111;'>12.11MB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]