nandflashverilogcontoller

[{"title":"（37个子文件584KB）nandflashverilogcontoller","children":[{"title":"RD1055","children":[{"title":"testbench","children":[{"title":"vhdl","children":[{"title":"nfcm_tb.vhd <span style='color:#111;'>11.42KB</span>","children":null,"spread":false},{"title":"flash_interface.vhd <span style='color:#111;'>12.35KB</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"flash_interface.v <span style='color:#111;'>7.97KB</span>","children":null,"spread":false},{"title":"nfcm_tb.v <span style='color:#111;'>9.03KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"rd1055.pdf <span style='color:#111;'>613.91KB</span>","children":null,"spread":false},{"title":"rd1055_readme.txt <span style='color:#111;'>13.21KB</span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"vhdl","children":[{"title":"timing_vhdl.do <span style='color:#111;'>234B</span>","children":null,"spread":false},{"title":"rtl_vhdl.do <span style='color:#111;'>103B</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"timing_verilog.do <span style='color:#111;'>228B</span>","children":null,"spread":false},{"title":"rtl_verilog.do <span style='color:#111;'>101B</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"project","children":[{"title":"nand_flash_cntl.lpf <span style='color:#111;'>91B</span>","children":null,"spread":false},{"title":"nfcm_tb_vhd.udo_example <span style='color:#111;'>338B</span>","children":null,"spread":false}],"spread":true},{"title":"source","children":[{"title":"vhdl","children":[{"title":"ipexpress","children":[{"title":"xp2","children":[{"title":"ebr_buffer.lpc <span style='color:#111;'>885B</span>","children":null,"spread":false},{"title":"ebr_buffer.vhd <span style='color:#111;'>9.31KB</span>","children":null,"spread":false}],"spread":true},{"title":"xo2","children":[{"title":"ebr_buffer.lpc <span style='color:#111;'>790B</span>","children":null,"spread":false},{"title":"ebr_buffer.vhd <span style='color:#111;'>16.39KB</span>","children":null,"spread":false}],"spread":true},{"title":"xo","children":[{"title":"ebr_buffer.lpc <span style='color:#111;'>884B</span>","children":null,"spread":false},{"title":"ebr_buffer.vhd <span style='color:#111;'>12.50KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"ACounter.vhd <span style='color:#111;'>3.04KB</span>","children":null,"spread":false},{"title":"ErrLoc.vhd <span style='color:#111;'>3.21KB</span>","children":null,"spread":false},{"title":"H_gen.vhd <span style='color:#111;'>3.20KB</span>","children":null,"spread":false},{"title":"TFSM.vhd <span style='color:#111;'>9.56KB</span>","children":null,"spread":false},{"title":"MFSM.vhd <span style='color:#111;'>27.87KB</span>","children":null,"spread":false},{"title":"nfcm_top.vhd <span style='color:#111;'>13.10KB</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"ErrLoc.v <span style='color:#111;'>2.70KB</span>","children":null,"spread":false},{"title":"MFSM.v <span style='color:#111;'>20.07KB</span>","children":null,"spread":false},{"title":"H_gen.v <span style='color:#111;'>2.80KB</span>","children":null,"spread":false},{"title":"TFSM.v <span style='color:#111;'>8.05KB</span>","children":null,"spread":false},{"title":"ipexpress","children":[{"title":"xp2","children":[{"title":"ebr_buffer.lpc <span style='color:#111;'>892B</span>","children":null,"spread":false},{"title":"ebr_buffer.v <span style='color:#111;'>5.01KB</span>","children":null,"spread":false}],"spread":true},{"title":"xo2","children":[{"title":"ebr_buffer.lpc <span style='color:#111;'>797B</span>","children":null,"spread":false},{"title":"ebr_buffer.v <span style='color:#111;'>13.89KB</span>","children":null,"spread":false}],"spread":false},{"title":"xo","children":[{"title":"ebr_buffer.lpc <span style='color:#111;'>891B</span>","children":null,"spread":false},{"title":"ebr_buffer.v <span style='color:#111;'>8.75KB</span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"ACounter.v <span style='color:#111;'>2.95KB</span>","children":null,"spread":false},{"title":"nfcm_top.v <span style='color:#111;'>9.23KB</span>","children":null,"spread":false},{"title":"nfcm_top.vhd <span style='color:#111;'>13.10KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]