[{"title":"(8个子文件1.25MB)LVDSADCAD9289的FPGA接口参考设计","children":[{"title":"AD9289.pdf <span style='color:#111;'>1.12MB</span>","children":null,"spread":false},{"title":"FPGAcustomerfiles.rtf <span style='color:#111;'>2.89MB</span>","children":null,"spread":false},{"title":"ADI_Deserializer_AD9289_RevD.mcs <span style='color:#111;'>592.97KB</span>","children":null,"spread":false},{"title":"ADI_Deserializer_AD9289_RevD.npl <span style='color:#111;'>3.32KB</span>","children":null,"spread":false},{"title":"ADI_Top_RevD.v <span style='color:#111;'>8.34KB</span>","children":null,"spread":false},{"title":"ADI_Deserializer_AD9289_RevD.ucf <span style='color:#111;'>20.28KB</span>","children":null,"spread":false},{"title":"ADI_Clocking_RevD.v <span style='color:#111;'>5.20KB</span>","children":null,"spread":false},{"title":"ADI_Shift_RevD.v <span style='color:#111;'>12.12KB</span>","children":null,"spread":false}],"spread":true}]