[{"title":"(2个子文件55.36MB)精通VerilogHDL_IC设计核心技术实例详解","children":[{"title":"精通Verilog_HDL:IC设计核心技术实例详解","children":[{"title":"精通VerilogHDL:IC设计核心技术实例详解.pdf <span style='color:#111;'>55.58MB</span>","children":null,"spread":false},{"title":"使用说明请参看右侧注释====〉〉.txt <span style='color:#111;'>774B</span>","children":null,"spread":false}],"spread":true}],"spread":true}]