计时器Verilog

[{"title":"（100个子文件853KB）计时器Verilog","children":[{"title":"counter.v <span style='color:#111;'>3.39KB</span>","children":null,"spread":false},{"title":"counter.qpf <span style='color:#111;'>1.26KB</span>","children":null,"spread":false},{"title":"counter.map_bb.hdb <span style='color:#111;'>9.53KB</span>","children":null,"spread":false},{"title":"counter.ipinfo <span style='color:#111;'>177B</span>","children":null,"spread":false},{"title":"counter.cbx.xml <span style='color:#111;'>89B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]