jtag的verilog代码

[{"title":"（40个子文件875KB）jtag的verilog代码","children":[{"title":"jtag","children":[{"title":"tags","children":[{"title":"rel_2","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>21.20KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.29KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"Boundary-Scan_Architecture.pdf <span style='color:#111;'>57.98KB</span>","children":null,"spread":false},{"title":"or1k_10.bsd <span style='color:#111;'>5.69KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"asyst_3","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>20.03KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.34KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_4","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>20.03KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.34KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_3","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>21.28KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.29KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_5","children":[{"title":"cells","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"ControlCell.v <span style='color:#111;'>3.54KB</span>","children":null,"spread":false},{"title":"InputCell.v <span style='color:#111;'>2.99KB</span>","children":null,"spread":false},{"title":"OutputCell.v <span style='color:#111;'>3.77KB</span>","children":null,"spread":false},{"title":"BiDirectionalCell.v <span style='color:#111;'>2.01KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>20.03KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.34KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"jtag.pdf <span style='color:#111;'>416.80KB</span>","children":null,"spread":false},{"title":"src","children":[{"title":"jtag.doc <span style='color:#111;'>238.50KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"asyst_2","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>20.03KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.34KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"arelease","children":[{"title":"ieee_1149.1_tap","children":[{"title":"ControlCell.v <span style='color:#111;'>3.54KB</span>","children":null,"spread":false},{"title":"TAP.v <span style='color:#111;'>18.49KB</span>","children":null,"spread":false},{"title":"Boundary-Scan_Architecture.pdf <span style='color:#111;'>57.98KB</span>","children":null,"spread":false},{"title":"InputCell.v <span style='color:#111;'>2.99KB</span>","children":null,"spread":false},{"title":"OutputCell.v <span style='color:#111;'>3.77KB</span>","children":null,"spread":false},{"title":"BiDirectionalCell.v <span style='color:#111;'>2.01KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"rel_1","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>21.03KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.29KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"Boundary-Scan_Architecture.pdf <span style='color:#111;'>57.98KB</span>","children":null,"spread":false},{"title":"or1k_10.bsd <span style='color:#111;'>5.69KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"branches","children":null,"spread":false},{"title":"web_uploads","children":[{"title":"Boundary-ScanArchitecture.pdf <span style='color:#111;'>57.98KB</span>","children":null,"spread":false},{"title":"index.shtml <span style='color:#111;'>1.84KB</span>","children":null,"spread":false}],"spread":true},{"title":"trunk","children":[{"title":"cells","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"ControlCell.v <span style='color:#111;'>3.54KB</span>","children":null,"spread":false},{"title":"InputCell.v <span style='color:#111;'>2.99KB</span>","children":null,"spread":false},{"title":"OutputCell.v <span style='color:#111;'>3.77KB</span>","children":null,"spread":false},{"title":"BiDirectionalCell.v <span style='color:#111;'>2.01KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'>20.03KB</span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'>3.57KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"jtag.pdf <span style='color:#111;'>416.80KB</span>","children":null,"spread":false},{"title":"src","children":[{"title":"jtag.doc <span style='color:#111;'>238.50KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]