[{"title":"(5个子文件1.11MB)FPGA控制DDR实现步骤与注意细节.7z","children":[{"title":"FPGA控制DDR实现步骤与注意细节","children":[{"title":"基于Cyclone_III_FPGA的DDR2接口设计分析.doc <span style='color:#111;'>212.50KB</span>","children":null,"spread":false},{"title":"FPGA控制DDR实现步骤与注意细节.vsd <span style='color:#111;'>230.50KB</span>","children":null,"spread":false},{"title":"基于Cyclone_III_FPGA的DDR2接口设计分析.pdf <span style='color:#111;'>536.96KB</span>","children":null,"spread":false},{"title":"EP3C16_Pin.xls <span style='color:#111;'>358.00KB</span>","children":null,"spread":false},{"title":"HY5DU561622ETP(Rev1.1).pdf <span style='color:#111;'>187.71KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]