XilinxISE9.xFPGA_CPLD设计指南(源码).7z

[{"title":"（1576个子文件3.12MB）XilinxISE9.xFPGA_CPLD设计指南(源码).7z","children":[{"title":"光盘说明.doc <span style='color:#111;'>53.50KB</span>","children":null,"spread":false},{"title":"cnt16_flist.txt <span style='color:#111;'>155B</span>","children":null,"spread":false},{"title":"sp306_led_top_map.map <span style='color:#111;'>2.58KB</span>","children":null,"spread":false},{"title":"_impact.cmd <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"cnt22.ngc <span style='color:#111;'>21.43KB</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]