DDRSDRAM控制器verilog代码.7z_verilog设计一个全减器代码

[{"title":"（33个子文件428KB）DDRSDRAM控制器verilog代码.7z_verilog设计一个全减器代码","children":[{"title":"DDRSDRAM控制器verilog代码","children":[{"title":"DDRSDRAM","children":[{"title":"mem_interface_top_rd_wr_addr_fifo_0.txt <span style='color:#111;'>4.21KB</span>","children":null,"spread":false},{"title":"mem_interface_top_user_interface_0.txt <span style='color:#111;'>3.80KB</span>","children":null,"spread":false},{"title":"mem_interface_top_main_0.txt <span style='color:#111;'>5.00KB</span>","children":null,"spread":false},{"title":"mem_interface_top_data_path_0.txt <span style='color:#111;'>3.79KB</span>","children":null,"spread":false},{"title":"mem_interface_top_v4_dq_iob.txt <span style='color:#111;'>2.69KB</span>","children":null,"spread":false},{"title":"mem_interface_top_parameters_0.txt <span style='color:#111;'>3.68KB</span>","children":null,"spread":false},{"title":"mem_interface_top_rd_data_0.txt <span style='color:#111;'>19.00KB</span>","children":null,"spread":false},{"title":"mem_interface_top_ddr_controller_0.txt <span style='color:#111;'>53.28KB</span>","children":null,"spread":false},{"title":"mem_interface_top_data_write_0.txt <span style='color:#111;'>4.72KB</span>","children":null,"spread":false},{"title":"mem_interface_top_cmp_rd_data_0.txt <span style='color:#111;'>6.40KB</span>","children":null,"spread":false},{"title":"mem_interface_top_data_tap_inc.txt <span style='color:#111;'>3.93KB</span>","children":null,"spread":false},{"title":"mem_interface_top_backend_rom_0.txt <span style='color:#111;'>5.58KB</span>","children":null,"spread":false},{"title":"mem_interface_top.txt <span style='color:#111;'>2.95KB</span>","children":null,"spread":false},{"title":"mem_interface_top_rd_data_fifo_0.txt <span style='color:#111;'>6.52KB</span>","children":null,"spread":false},{"title":"使用Virtex-4FPGA器件实现DDRSDRAM控制器.pdf <span style='color:#111;'>624.52KB</span>","children":null,"spread":false},{"title":"mem_interface_top_idelay_ctrl.txt <span style='color:#111;'>1.33KB</span>","children":null,"spread":false},{"title":"mem_interface_top_tap_ctrl_0.txt <span style='color:#111;'>15.73KB</span>","children":null,"spread":false},{"title":"mem_interface_top_pattern_compare8.txt <span style='color:#111;'>6.35KB</span>","children":null,"spread":false},{"title":"mem_interface_top_v4_dqs_iob.txt <span style='color:#111;'>2.63KB</span>","children":null,"spread":false},{"title":"mem_interface_top_v4_dm_iob.txt <span style='color:#111;'>1.54KB</span>","children":null,"spread":false},{"title":"mem_interface_top_infrastructure.txt <span style='color:#111;'>4.10KB</span>","children":null,"spread":false},{"title":"mem_interface_top_data_gen_16.txt <span style='color:#111;'>7.40KB</span>","children":null,"spread":false},{"title":"mem_interface_top_infrastructure_iobs_0.txt <span style='color:#111;'>4.49KB</span>","children":null,"spread":false},{"title":"mem_interface_top_iobs_0.txt <span style='color:#111;'>4.60KB</span>","children":null,"spread":false},{"title":"mem_interface_top_addr_gen_0.txt <span style='color:#111;'>4.99KB</span>","children":null,"spread":false},{"title":"mem_interface_top_data_path_iobs_0.txt <span style='color:#111;'>56.26KB</span>","children":null,"spread":false},{"title":"mem_interface_top_wr_data_fifo_16.txt <span style='color:#111;'>2.47KB</span>","children":null,"spread":false},{"title":"mem_interface_top_top_0.txt <span style='color:#111;'>10.86KB</span>","children":null,"spread":false},{"title":"mem_interface_top_controller_iobs_0.txt <span style='color:#111;'>3.87KB</span>","children":null,"spread":false},{"title":"mem_interface_top_backend_fifos_0.txt <span style='color:#111;'>4.46KB</span>","children":null,"spread":false},{"title":"mem_interface_top_test_bench_0.txt <span style='color:#111;'>6.58KB</span>","children":null,"spread":false},{"title":"mem_interface_top_tap_logic_0.txt <span style='color:#111;'>5.36KB</span>","children":null,"spread":false},{"title":"mem_interface_top_RAM_D_0.txt <span style='color:#111;'>4.49KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]