8核DSP6678和FPGA的道理图，cadence版本

[{"title":"（18个子文件1.16MB）8核DSP6678和FPGA的原理图，cadence版本","children":[{"title":"sch","children":[{"title":"radar_c6678_1_fpga_pin <span style='color:#111;'>5.02KB</span>","children":null,"spread":false},{"title":"RARLAB_C6678_1_0.DBK <span style='color:#111;'>1.42MB</span>","children":null,"spread":false},{"title":"RARLAB_C6678_1.DSN <span style='color:#111;'>1.42MB</span>","children":null,"spread":false},{"title":"SessionLog <span style='color:#111;'>333B</span>","children":null,"spread":false},{"title":"xc7k325tffg900.v <span style='color:#111;'>5.62KB</span>","children":null,"spread":false},{"title":"1.swp <span style='color:#111;'>1.60KB</span>","children":null,"spread":false},{"title":"signoise.run","children":[{"title":"case1","children":null,"spread":false},{"title":"cases.cfg,1 <span style='color:#111;'>56B</span>","children":null,"spread":false},{"title":"cases.cfg <span style='color:#111;'>80B</span>","children":null,"spread":false}],"spread":true},{"title":"导出的元器件表.xlsx <span style='color:#111;'>14.02KB</span>","children":null,"spread":false},{"title":"RARLAB_C6678_1.opj <span style='color:#111;'>11.26KB</span>","children":null,"spread":false},{"title":"devices.dml <span style='color:#111;'>43B</span>","children":null,"spread":false},{"title":"radar_c6678_1板采购清单.xlsx <span style='color:#111;'>14.88KB</span>","children":null,"spread":false},{"title":"radar_c6678_1板焊接清单.xlsx <span style='color:#111;'>15.69KB</span>","children":null,"spread":false},{"title":"xc7k325tffg900.csv <span style='color:#111;'>5.64KB</span>","children":null,"spread":false},{"title":".v <span style='color:#111;'>5.86KB</span>","children":null,"spread":false},{"title":"RARLAB_C6678_1.DRC <span style='color:#111;'>17.02KB</span>","children":null,"spread":false},{"title":"radar_c6678_1_sch20160303_1.xps <span style='color:#111;'>629.08KB</span>","children":null,"spread":false},{"title":"bom.BOM <span style='color:#111;'>6.28KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}]