[{"title":"(113个子文件555KB)串口通信pc机到FPGAverilog语言","children":[{"title":"serial_module.done <span style='color:#111;'>26B</span>","children":null,"spread":false},{"title":"serial_module.sta.summary <span style='color:#111;'>655B</span>","children":null,"spread":false},{"title":"serial_module.sof <span style='color:#111;'>235.13KB</span>","children":null,"spread":false},{"title":"serial_module.pof <span style='color:#111;'>512.18KB</span>","children":null,"spread":false},{"title":"serial_module.fit.smsg <span style='color:#111;'>513B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]