基于FPGA的电子钟设计

[{"title":"（2178个子文件30.77MB）基于FPGA的电子钟设计","children":[{"title":"第5章verilog设计深入.pptx <span style='color:#111;'>2.87MB</span>","children":null,"spread":false},{"title":"第6章数字电路设计原则与Verilog难点解析.pptx <span style='color:#111;'>401.07KB</span>","children":null,"spread":false},{"title":"第4章verilog设计入门.pptx <span style='color:#111;'>715.15KB</span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'>130B</span>","children":null,"spread":false},{"title":"elaborate.bat <span style='color:#111;'>405B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]