五级流水线MIPS微处理器部分指令实现（Verilog）

[{"title":"（61个子文件179KB）五级流水线MIPS微处理器部分指令实现（Verilog）","children":[{"title":"piplined_processor","children":[{"title":"test_bench","children":[{"title":"register.txt <span style='color:#111;'>328B</span>","children":null,"spread":false},{"title":"data_memory.txt <span style='color:#111;'>7.88KB</span>","children":null,"spread":false},{"title":"instruction.txt <span style='color:#111;'>367B</span>","children":null,"spread":false},{"title":"CPU_TOP_TEST.v <span style='color:#111;'>371B</span>","children":null,"spread":false}],"spread":true},{"title":"run_vsim","children":[{"title":"vlog.args <span style='color:#111;'>118B</span>","children":null,"spread":false},{"title":"run_sim(双击仿真查看仿真结果).bat <span style='color:#111;'>73B</span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'>112.00KB</span>","children":null,"spread":false},{"title":"sim.do <span style='color:#111;'>5.03KB</span>","children":null,"spread":false},{"title":"work","children":[{"title":"@a@l@u","children":[{"title":"_primary.dbs <span style='color:#111;'>828B</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>6.98KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>282B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>376B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>874B</span>","children":null,"spread":false}],"spread":true},{"title":"register_file","children":[{"title":"_primary.dbs <span style='color:#111;'>962B</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>7.65KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>370B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>563B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>649B</span>","children":null,"spread":false}],"spread":true},{"title":"piplined_processor","children":[{"title":"_primary.dbs <span style='color:#111;'>7.92KB</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>53.16KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>4.75KB</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>155B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>4.65KB</span>","children":null,"spread":false}],"spread":true},{"title":"hazard@unit","children":[{"title":"_primary.dbs <span style='color:#111;'>2.22KB</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>17.85KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>1.06KB</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>1.10KB</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>1.41KB</span>","children":null,"spread":false}],"spread":true},{"title":"@control@unit","children":[{"title":"_primary.dbs <span style='color:#111;'>2.31KB</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>18.05KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>543B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>542B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>2.45KB</span>","children":null,"spread":false}],"spread":true},{"title":"data_@memory","children":[{"title":"_primary.dbs <span style='color:#111;'>654B</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>5.63KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>287B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>373B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>495B</span>","children":null,"spread":false}],"spread":true},{"title":"_info <span style='color:#111;'>2.69KB</span>","children":null,"spread":false},{"title":"@c@p@u_@t@o@p_@t@e@s@t","children":[{"title":"_primary.dbs <span style='color:#111;'>508B</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>4.03KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>305B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>254B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>363B</span>","children":null,"spread":false}],"spread":false},{"title":"_temp","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'>26B</span>","children":null,"spread":false},{"title":"instruction_@memory","children":[{"title":"_primary.dbs <span style='color:#111;'>475B</span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'>3.74KB</span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'>240B</span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'>238B</span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'>386B</span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"transcript <span style='color:#111;'>809B</span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'>10.87KB</span>","children":null,"spread":false}],"spread":true},{"title":"source_code","children":[{"title":"ALU.v <span style='color:#111;'>715B</span>","children":null,"spread":false},{"title":"register_file.v <span style='color:#111;'>446B</span>","children":null,"spread":false},{"title":"ControlUnit.v <span style='color:#111;'>2.47KB</span>","children":null,"spread":false},{"title":"hazardUnit.v <span style='color:#111;'>1.89KB</span>","children":null,"spread":false},{"title":"piplined_processor.v <span style='color:#111;'>4.91KB</span>","children":null,"spread":false},{"title":"data_Memory.v <span style='color:#111;'>444B</span>","children":null,"spread":false},{"title":"instruction_Memory.v <span style='color:#111;'>308B</span>","children":null,"spread":false}],"spread":true},{"title":"处理器-流水线.png <span style='color:#111;'>127.06KB</span>","children":null,"spread":false},{"title":"ReadMe.txt <span style='color:#111;'>203B</span>","children":null,"spread":false}],"spread":true}],"spread":true}]