[{"title":"(4个子文件62.14MB)VerilogHDL那些事儿(FPGAPDF文档)","children":[{"title":"VerilogHDL那些事儿","children":[{"title":"VerilogHDL基础篇.pdf <span style='color:#111;'>3.26MB</span>","children":null,"spread":false},{"title":"VerilogHDL建模篇(forDB4CE15).pdf <span style='color:#111;'>8.06MB</span>","children":null,"spread":false},{"title":"VerilogHDL整合篇.pdf <span style='color:#111;'>42.16MB</span>","children":null,"spread":false},{"title":"Verilog_HDL_时序篇v2.pdf <span style='color:#111;'>17.07MB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]