FPGA实现AES256位加密算法和解密算法

[{"title":"（6个子文件30KB）FPGA实现AES256位加密算法和解密算法","children":[{"title":"AES256_ipcore_decrease","children":[{"title":"test_top.vhd <span style='color:#111;'>2.29KB</span>","children":null,"spread":false},{"title":"aes_decryption.vhd <span style='color:#111;'>3.02KB</span>","children":null,"spread":false},{"title":"aes_encryption.vhd <span style='color:#111;'>1.58KB</span>","children":null,"spread":false},{"title":"使用说明.docx <span style='color:#111;'>29.80KB</span>","children":null,"spread":false},{"title":"rijndael_package.vhd <span style='color:#111;'>33.46KB</span>","children":null,"spread":false},{"title":"test_aes.vhd <span style='color:#111;'>2.08KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]