[{"title":"(173个子文件2.89MB)VERILOG入门实验二点阵显示","children":[{"title":"dot双模式.txt <span style='color:#111;'>5.63KB</span>","children":null,"spread":false},{"title":"guanjiao.txt <span style='color:#111;'>2.74KB</span>","children":null,"spread":false},{"title":"xilinxsim.ini <span style='color:#111;'>16B</span>","children":null,"spread":false},{"title":"dot_map.ngm <span style='color:#111;'>82.81KB</span>","children":null,"spread":false},{"title":"dot_vhdl.prj <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]