[{"title":"(169个子文件4.12MB)verilog数字钟源代码","children":[{"title":"Mode_choose.v.bak <span style='color:#111;'>3.47KB</span>","children":null,"spread":false},{"title":"clock.(11).cnf.hdb <span style='color:#111;'>627B</span>","children":null,"spread":false},{"title":"clock.(6).cnf.cdb <span style='color:#111;'>2.16KB</span>","children":null,"spread":false},{"title":"clock.smart_action.txt <span style='color:#111;'>6B</span>","children":null,"spread":false},{"title":"clock.map.cdb <span style='color:#111;'>45.91KB</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]