FPGA的HX711称重项目verilog编程

[{"title":"（644个子文件12.99MB）FPGA的HX711称重项目verilog编程","children":[{"title":"MYHX711.qsf <span style='color:#111;'>15.43KB</span>","children":null,"spread":false},{"title":"MYHX711.v.bak <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"max7219.v.bak <span style='color:#111;'>4.32KB</span>","children":null,"spread":false},{"title":"MYHX711.asm.rpt <span style='color:#111;'>7.01KB</span>","children":null,"spread":false},{"title":"HX711.v <span style='color:#111;'>6.81KB</span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":" <span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]