首页 课程资源 专业指导     /    GPIO控制程序设计与实现

GPIO控制程序设计与实现

上传者: hhj2009 | 上传时间:2023/10/1 8:16:31 | 文件大小:204KB | 文件类型:zip
GPIO控制程序设计与实现
GPIO扩展的设计与实现源代码包括文档说明

文件下载

资源详情

[{"title":"(37个子文件204KB)GPIO控制程序设计与实现","children":[{"title":"RD1065","children":[{"title":"testbench","children":[{"title":"vhdl","children":[{"title":"spi_slave.vhd <span style='color:#111;'>3.55KB</span>","children":null,"spread":false},{"title":"gpio_test.vhd <span style='color:#111;'>26.88KB</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"gpio_test.v <span style='color:#111;'>16.54KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"docs","children":[{"title":"rd1065_readme.txt <span style='color:#111;'>8.40KB</span>","children":null,"spread":false},{"title":"rd1065.pdf <span style='color:#111;'>278.94KB</span>","children":null,"spread":false}],"spread":true},{"title":"source","children":[{"title":"vhdl","children":[{"title":"bank_func.vhd <span style='color:#111;'>5.65KB</span>","children":null,"spread":false},{"title":"gpio_top.vhd <span style='color:#111;'>7.86KB</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"gpio_top.v <span style='color:#111;'>5.63KB</span>","children":null,"spread":false},{"title":"bank_func.v <span style='color:#111;'>5.20KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"project","children":[{"title":"4kze","children":[{"title":"vhdl","children":[{"title":"gpio.syn <span style='color:#111;'>368B</span>","children":null,"spread":false},{"title":"gpio_test_vhda.udo <span style='color:#111;'>783B</span>","children":null,"spread":false},{"title":"gpio.lci <span style='color:#111;'>1.78KB</span>","children":null,"spread":false},{"title":"gpio_test_vhdaf.udo <span style='color:#111;'>980B</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"gpio.syn <span style='color:#111;'>381B</span>","children":null,"spread":false},{"title":"gpio_test_tffa.udo <span style='color:#111;'>911B</span>","children":null,"spread":false},{"title":"gpio.lci <span style='color:#111;'>1.79KB</span>","children":null,"spread":false},{"title":"gpio_test_tfa.udo <span style='color:#111;'>693B</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"xo","children":[{"title":"vhdl","children":[{"title":"gpio.syn <span style='color:#111;'>480B</span>","children":null,"spread":false},{"title":"gpio_test_vhdf.udo <span style='color:#111;'>965B</span>","children":null,"spread":false},{"title":"gpio_test_vhd.udo <span style='color:#111;'>752B</span>","children":null,"spread":false},{"title":"gpio.lpf <span style='color:#111;'>126B</span>","children":null,"spread":false},{"title":"gpio_test_vhdr.udo <span style='color:#111;'>742B</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"gpio.syn <span style='color:#111;'>404B</span>","children":null,"spread":false},{"title":"gpio_test_tfr.udo <span style='color:#111;'>705B</span>","children":null,"spread":false},{"title":"gpio_test_tf.udo <span style='color:#111;'>829B</span>","children":null,"spread":false},{"title":"gpio_test_tff.udo <span style='color:#111;'>907B</span>","children":null,"spread":false},{"title":"gpio.lpf <span style='color:#111;'>124B</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"xp2","children":[{"title":"vhdl","children":[{"title":"gpio.syn <span style='color:#111;'>480B</span>","children":null,"spread":false},{"title":"gpio_test_vhdf.udo <span style='color:#111;'>962B</span>","children":null,"spread":false},{"title":"gpio_test_vhd.udo <span style='color:#111;'>752B</span>","children":null,"spread":false},{"title":"gpio.lpf <span style='color:#111;'>126B</span>","children":null,"spread":false},{"title":"gpio_test_vhdr.udo <span style='color:#111;'>745B</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"gpio.syn <span style='color:#111;'>404B</span>","children":null,"spread":false},{"title":"gpio_test_tfr.udo <span style='color:#111;'>705B</span>","children":null,"spread":false},{"title":"gpio_test_tf.udo <span style='color:#111;'>689B</span>","children":null,"spread":false},{"title":"gpio_test_tff.udo <span style='color:#111;'>907B</span>","children":null,"spread":false},{"title":"gpio.lpf <span style='color:#111;'>124B</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]

评论信息

  • elitelv:
    是Verilog和VHDL语言的,不是我想要的。。。2012-02-28
  • Free_Linux@David_Xu:
    讲解的比较详细,可以通过调试2011-09-29

免责申明

【好快吧下载】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【好快吧下载】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【好快吧下载】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,8686821#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明