[{"title":"(13个子文件367KB)Norflashcontroller代码设计和文档说明,wishbone总线接口的","children":[{"title":"RD1087_rev01.1","children":[{"title":"RD1087","children":[{"title":"docs","children":[{"title":"rd1087_readme.txt <span style='color:#111;'>7.66KB</span>","children":null,"spread":false},{"title":"rd1087.pdf <span style='color:#111;'>254.50KB</span>","children":null,"spread":false}],"spread":true},{"title":"testbench","children":[{"title":"vhdl","children":[{"title":"wb_nor_flash_tb.vhd <span style='color:#111;'>12.08KB</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"wb_nor_flash_tb.v <span style='color:#111;'>9.51KB</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"simulation","children":[{"title":"vhdl","children":[{"title":"timing_vhdl.do <span style='color:#111;'>242B</span>","children":null,"spread":false},{"title":"rtl_vhdl.do <span style='color:#111;'>111B</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"timing_verilog.do <span style='color:#111;'>235B</span>","children":null,"spread":false},{"title":"rtl_verilog.do <span style='color:#111;'>109B</span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"project","children":[{"title":"wb_nor_flash_tb_vhd.udo_example <span style='color:#111;'>353B</span>","children":null,"spread":false},{"title":"wb_nor_flash.lpf <span style='color:#111;'>94B</span>","children":null,"spread":false}],"spread":true},{"title":"source","children":[{"title":"vhdl","children":[{"title":"wb_nor_flash.vhd <span style='color:#111;'>35.31KB</span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"wb_nor_flash.v <span style='color:#111;'>25.60KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rd1087.pdf <span style='color:#111;'>254.50KB</span>","children":null,"spread":false}],"spread":true}]