FPGAXC6SLX16DDR3开发板PDF原理图+XILINX逻辑例程+开发板文档材料.zip

[{"title":"（32个子文件42.82MB）FPGAXC6SLX16DDR3开发板PDF原理图+XILINX逻辑例程+开发板文档资料.zip","children":[{"title":"QM_XC6SLX16DDR3开发板PDF原理图+XILINX逻辑例程+开发板文档资料","children":[{"title":"DataSheet","children":[{"title":"MT41J128M16JT-125K.pdf <span style='color:#111;'>2.84MB</span>","children":null,"spread":false},{"title":"ADV7123.pdf <span style='color:#111;'>302.92KB</span>","children":null,"spread":false},{"title":"CP2102-9.pdf <span style='color:#111;'>2.07MB</span>","children":null,"spread":false},{"title":"NCP1529-D.PDF <span style='color:#111;'>246.48KB</span>","children":null,"spread":false},{"title":"XC6SLX16_Datasheet","children":[{"title":"ug388-MCB.pdf <span style='color:#111;'>2.07MB</span>","children":null,"spread":false},{"title":"ug380-Configuration.pdf <span style='color:#111;'>5.15MB</span>","children":null,"spread":false},{"title":"ug129-PicoBlaze.pdf <span style='color:#111;'>2.77MB</span>","children":null,"spread":false},{"title":"ug394-PowerManagment.pdf <span style='color:#111;'>1.25MB</span>","children":null,"spread":false},{"title":"ug416-MIG.pdf <span style='color:#111;'>4.80MB</span>","children":null,"spread":false},{"title":"ug385-Package.pdf <span style='color:#111;'>14.42MB</span>","children":null,"spread":false},{"title":"ug393-PCBLayout.pdf <span style='color:#111;'>2.93MB</span>","children":null,"spread":false},{"title":"ug382-Clock.pdf <span style='color:#111;'>3.16MB</span>","children":null,"spread":false},{"title":"ug384-CLB.pdf <span style='color:#111;'>4.27MB</span>","children":null,"spread":false},{"title":"ug383-BlockRAM.pdf <span style='color:#111;'>945.77KB</span>","children":null,"spread":false}],"spread":true},{"title":"M25P80.pdf <span style='color:#111;'>662.82KB</span>","children":null,"spread":false},{"title":"MP2359.pdf <span style='color:#111;'>369.99KB</span>","children":null,"spread":false}],"spread":true},{"title":"Software","children":[{"title":"Test08-ADV7123.rar <span style='color:#111;'>479.26KB</span>","children":null,"spread":false},{"title":"Test01-led.zip <span style='color:#111;'>308.83KB</span>","children":null,"spread":false},{"title":"Test07-USB_UART_CP2102.rar <span style='color:#111;'>436.93KB</span>","children":null,"spread":false},{"title":"Test09-CY7C68013_USB_2.0_HS","children":[{"title":"Test09-CY7C68013_USB_FIRMWARE.rar <span style='color:#111;'>192.79KB</span>","children":null,"spread":false},{"title":"Test09-FPGA_SLAVE_FIFO.rar <span style='color:#111;'>3.39MB</span>","children":null,"spread":false}],"spread":true},{"title":"Test02-Keys.zip <span style='color:#111;'>340.79KB</span>","children":null,"spread":false},{"title":"Test03-ddr3-mig-example.rar <span style='color:#111;'>5.76MB</span>","children":null,"spread":false}],"spread":true},{"title":"QM_XC6SLX16开发板-用户手册(硬件)-V04.pdf <span style='color:#111;'>1.25MB</span>","children":null,"spread":false},{"title":"QM_XC6SLX16开发板-用户手册(软件下载)-V04.pdf <span style='color:#111;'>2.13MB</span>","children":null,"spread":false},{"title":"Hardware","children":[{"title":"DB-FPGA-Spartan6-DDR3.pdf <span style='color:#111;'>65.85KB</span>","children":null,"spread":false},{"title":"QM_HW_Design_V02.pdf <span style='color:#111;'>121.33KB</span>","children":null,"spread":false},{"title":"DB-FPGA-Dimension.jpg <span style='color:#111;'>828.58KB</span>","children":null,"spread":false},{"title":"尺寸.JPG <span style='color:#111;'>135.66KB</span>","children":null,"spread":false},{"title":"尺寸.bmp <span style='color:#111;'>1.15MB</span>","children":null,"spread":false}],"spread":true},{"title":"QM_XC6SLX16_DDR3开发板-用户手册(底板)-V02.pdf <span style='color:#111;'>3.13MB</span>","children":null,"spread":false},{"title":"QM_XC6SLX16开发板-用户手册(DDR3测试步骤)-V05.pdf <span style='color:#111;'>1.86MB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]