PCIE开发板PEX8311PLX8311fpgaPCIEXPRESS开发平台配套技术资料.zip

[{"title":"（90个子文件103MB）PCIE开发板PEX8311PLX8311fpgaPCIEXPRESS开发平台配套技术资料.zip","children":[{"title":"PCIE开发板PEX8311PLX8311fpgaPCIEXPRESS开发平台光盘资料","children":[{"title":"资料","children":[{"title":"PEX8311_Errata_1.0_12Jan2006.pdf <span style='color:#111;'>90.03KB</span>","children":null,"spread":false},{"title":"PEX8311_U6_93C56L","children":[{"title":"PEX8311_U6_93C56L.eep <span style='color:#111;'>100B</span>","children":null,"spread":false}],"spread":true},{"title":"PEX_8311RDK-AA_Optimizing_PEX_8311_DMA_Performance_DN_r1.1_15Feb07.pdf <span style='color:#111;'>287.04KB</span>","children":null,"spread":false},{"title":"9052DataBook-20.pdf <span style='color:#111;'>2.43MB</span>","children":null,"spread":false},{"title":"PEX8311_U6_93C56L.zip <span style='color:#111;'>199B</span>","children":null,"spread":false},{"title":"PEX8311_RDK_DesignNote_1.0_3Jan06.pdf <span style='color:#111;'>410.82KB</span>","children":null,"spread":false},{"title":"SBIOS_Des_Note_r_1[1].0_06Feb06.pdf <span style='color:#111;'>46.84KB</span>","children":null,"spread":false},{"title":"PEX8311_Hardware_Design_Checklist_r2[1].0_11Aug2010.pdf <span style='color:#111;'>330.15KB</span>","children":null,"spread":false},{"title":"PEX_8311RDK_Errata_Revision_1_1.pdf <span style='color:#111;'>77.26KB</span>","children":null,"spread":false},{"title":"PEX8311RDKErrataRevision11.pdf <span style='color:#111;'>75.19KB</span>","children":null,"spread":false},{"title":"PEX8311AA_Data_Book_V1[1].0Dec2009.pdf <span style='color:#111;'>4.71MB</span>","children":null,"spread":false},{"title":"PEX_8311RDK-AA_Optimizing_PEX_8311_DMA_Performance_DN_r1[1].1_15Feb07.pdf <span style='color:#111;'>289.08KB</span>","children":null,"spread":false},{"title":"PEX8311_RDK_Errata_Revision_1.0_05Jan06.pdf <span style='color:#111;'>30.10KB</span>","children":null,"spread":false},{"title":"PEX8311_RDK_HRM_Rev_0[1].9_3Jan06.pdf <span style='color:#111;'>1.06MB</span>","children":null,"spread":false}],"spread":false},{"title":"PLX开发工具","children":[{"title":"PLX_SDK_v6_31_Final_2009-10-14.exe <span style='color:#111;'>100.71MB</span>","children":null,"spread":false}],"spread":true},{"title":"S2100PLX8311Pci-express总线开发板资料说明.pdf <span style='color:#111;'>53.93KB</span>","children":null,"spread":false},{"title":"PLXMON操作说明.doc <span style='color:#111;'>806.00KB</span>","children":null,"spread":false},{"title":"其他开发板资料","children":[{"title":"2440多串口开发说明.pdf <span style='color:#111;'>65.13KB</span>","children":null,"spread":false},{"title":"PCI_1201.PDF <span style='color:#111;'>256.00KB</span>","children":null,"spread":false},{"title":"S2100PLX8311Pci-express总线开发板资料说明.pdf <span style='color:#111;'>53.93KB</span>","children":null,"spread":false},{"title":"Pci-express总线FPGA开发板资料说明.pdf <span style='color:#111;'>136.25KB</span>","children":null,"spread":false},{"title":"S2500Pci-express总线FPGA开发板资料说明.pdf <span style='color:#111;'>179.65KB</span>","children":null,"spread":false},{"title":"pci多协议串口卡.pdf <span style='color:#111;'>119.53KB</span>","children":null,"spread":false},{"title":"S5600Pci-expressX4总线FPGA开发平台资料说明.pdf <span style='color:#111;'>41.78KB</span>","children":null,"spread":false},{"title":"项目开发.txt <span style='color:#111;'>594B</span>","children":null,"spread":false},{"title":"S2800Pci-express总线开发板资料说明.pdf <span style='color:#111;'>18.13KB</span>","children":null,"spread":false},{"title":"S1500IP核验证平台简介.pdf <span style='color:#111;'>1.39MB</span>","children":null,"spread":false},{"title":"S3500PXICPCI总线开发板资料说明.doc <span style='color:#111;'>2.35MB</span>","children":null,"spread":false},{"title":"FPGA开发板资料说明.pdf <span style='color:#111;'>143.56KB</span>","children":null,"spread":false},{"title":"S1800Pci-X总线开发板资料说明.pdf <span style='color:#111;'>184.96KB</span>","children":null,"spread":false}],"spread":false},{"title":"FPGAPROJECT","children":[{"title":"lpm_ram_dq0_wave0.jpg <span style='color:#111;'>112.64KB</span>","children":null,"spread":false},{"title":"altpll0.vhd <span style='color:#111;'>15.19KB</span>","children":null,"spread":false},{"title":"T8311_assignment_defaults.qdf <span style='color:#111;'>46.59KB</span>","children":null,"spread":false},{"title":"T8311.sof <span style='color:#111;'>147.51KB</span>","children":null,"spread":false},{"title":"altpll0.ppf <span style='color:#111;'>415B</span>","children":null,"spread":false},{"title":"T8311.cdf <span style='color:#111;'>295B</span>","children":null,"spread":false},{"title":"T8311.map.summary <span style='color:#111;'>380B</span>","children":null,"spread":false},{"title":"T8311.fit.summary <span style='color:#111;'>488B</span>","children":null,"spread":false},{"title":"sramctr82xx.v.bak <span style='color:#111;'>3.77KB</span>","children":null,"spread":false},{"title":"T8311.asm.rpt <span style='color:#111;'>6.98KB</span>","children":null,"spread":false},{"title":"T8311.tan.rpt <span style='color:#111;'>268.56KB</span>","children":null,"spread":false},{"title":"T8311.qws <span style='color:#111;'>90B</span>","children":null,"spread":false},{"title":"altpll0_wave0.jpg <span style='color:#111;'>50.87KB</span>","children":null,"spread":false},{"title":"db","children":[{"title":"prev_cmp_T8311.qmsg <span style='color:#111;'>183.42KB</span>","children":null,"spread":false},{"title":"prev_cmp_T8311.tan.qmsg <span style='color:#111;'>64.95KB</span>","children":null,"spread":false},{"title":"T8311.eco.cdb <span style='color:#111;'>161B</span>","children":null,"spread":false},{"title":"T8311.db_info <span style='color:#111;'>137B</span>","children":null,"spread":false},{"title":"prev_cmp_T8311.map.qmsg <span style='color:#111;'>18.51KB</span>","children":null,"spread":false},{"title":"prev_cmp_T8311.fit.qmsg <span style='color:#111;'>97.76KB</span>","children":null,"spread":false},{"title":"T8311.sld_design_entry.sci <span style='color:#111;'>200B</span>","children":null,"spread":false},{"title":"altsyncram_86a1.tdf <span style='color:#111;'>24.98KB</span>","children":null,"spread":false},{"title":"prev_cmp_T8311.asm.qmsg <span style='color:#111;'>1.97KB</span>","children":null,"spread":false}],"spread":false},{"title":"T8311.bdf <span style='color:#111;'>23.60KB</span>","children":null,"spread":false},{"title":"sramctr82xx.bsf <span style='color:#111;'>4.86KB</span>","children":null,"spread":false},{"title":"T8311.pin <span style='color:#111;'>26.38KB</span>","children":null,"spread":false},{"title":"T8311.tan.summary <span style='color:#111;'>2.10KB</span>","children":null,"spread":false},{"title":"sramctr82xx.v <span style='color:#111;'>3.78KB</span>","children":null,"spread":false},{"title":"T8311.map.rpt <span style='color:#111;'>58.88KB</span>","children":null,"spread":false},{"title":"T8311.dpf <span style='color:#111;'>239B</span>","children":null,"spread":false},{"title":"lpm_ram_dq0.bsf <span style='color:#111;'>2.49KB</span>","children":null,"spread":false},{"title":"T8311.done <span style='color:#111;'>26B</span>","children":null,"spread":false},{"title":"altpll0_waveforms.html <span style='color:#111;'>699B</span>","children":null,"spread":false},{"title":"altpll0.bsf <span style='color:#111;'>3.13KB</span>","children":null,"spread":false},{"title":"T8311.qsf <span style='color:#111;'>4.81KB</span>","children":null,"spread":false},{"title":"T8311.fit.rpt <span style='color:#111;'>132.04KB</span>","children":null,"spread":false},{"title":"lpm_ram_dq0_waveforms.html <span style='color:#111;'>1.83KB</span>","children":null,"spread":false},{"title":"lpm_ram_dq0.vhd <span style='color:#111;'>6.97KB</span>","children":null,"spread":false},{"title":"T8311.pof <span style='color:#111;'>128.18KB</span>","children":null,"spread":false},{"title":"T8311.flow.rpt <span style='color:#111;'>4.79KB</span>","children":null,"spread":false},{"title":"T8311.fit.smsg <span style='color:#111;'>513B</span>","children":null,"spread":false},{"title":"lpm_ram_dq0.cmp <span style='color:#111;'>1.02KB</span>","children":null,"spread":false},{"title":"altpll0.cmp <span style='color:#111;'>936B</span>","children":null,"spread":false},{"title":"T8311.qpf <span style='color:#111;'>906B</span>","children":null,"spread":false},{"title":"lpm_ram_dq0_wave1.jpg <span style='color:#111;'>146.45KB</span>","children":null,"spread":false}],"spread":false},{"title":"SCH","children":[{"title":"Backupof8311.lib <span style='color:#111;'>245.62KB</span>","children":null,"spread":false},{"title":"8311.Sch <span style='color:#111;'>57.07KB</span>","children":null,"spread":false},{"title":"BackupofPCB1.PCB <span style='color:#111;'>415.53KB</span>","children":null,"spread":false},{"title":"Backupof8311.Sch <span style='color:#111;'>57.07KB</span>","children":null,"spread":false},{"title":"BackupofALL.NET <span style='color:#111;'>12.72KB</span>","children":null,"spread":false},{"title":"ALL.Bkp <span style='color:#111;'>1.02MB</span>","children":null,"spread":false},{"title":"PreviousBackupofFPGA.SCH <span style='color:#111;'>58.37KB</span>","children":null,"spread":false},{"title":"PreviousBackupof8311.lib <span style='color:#111;'>245.62KB</span>","children":null,"spread":false},{"title":"ALL.DDB <span style='color:#111;'>1.02MB</span>","children":null,"spread":false},{"title":"PreviousBackupofALL.Sch <span style='color:#111;'>294B</span>","children":null,"spread":false},{"title":"PreviousBackupofPCB1.PCB <span style='color:#111;'>415.53KB</span>","children":null,"spread":false},{"title":"ALL.Sch <span style='color:#111;'>294B</span>","children":null,"spread":false},{"title":"BackupofFPGA.SCH <span style='color:#111;'>58.37KB</span>","children":null,"spread":false},{"title":"8311.lib <span style='color:#111;'>243.12KB</span>","children":null,"spread":false},{"title":"BackupofALL.Sch <span style='color:#111;'>298B</span>","children":null,"spread":false},{"title":"FPGA.SCH <span style='color:#111;'>58.20KB</span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]