FE1.116路USBHUBFPGA控制板Protel99se设计硬件原理图PCB文件.zip

[{"title":"（7个子文件2.83MB）FE1.116路USBHUBFPGA控制板Protel99se设计硬件原理图PCB文件.zip","children":[{"title":"Hub16bus_control_BRD_v0.1.PCB <span style='color:#111;'>2.79MB</span>","children":null,"spread":false},{"title":"UKEY_TEST_KEY.Sch <span style='color:#111;'>18.52KB</span>","children":null,"spread":false},{"title":"XA_16Bus_ChipTest_BRD.DDB <span style='color:#111;'>12.07MB</span>","children":null,"spread":false},{"title":"UKEY_TEST_CPLD.Sch <span style='color:#111;'>39.35KB</span>","children":null,"spread":false},{"title":"UKEY_TEST_HUB.sch <span style='color:#111;'>116.09KB</span>","children":null,"spread":false},{"title":"UKEY_TEST_TOP.Sch <span style='color:#111;'>502B</span>","children":null,"spread":false},{"title":"UKEY_TEST_POWER.Sch <span style='color:#111;'>29.54KB</span>","children":null,"spread":false}],"spread":true}]