[{"title":"(86个子文件588KB)EPM240CPLDUART串口通信verilogQuartusii工程源码.zip","children":[{"title":"cpld逻辑源码","children":[{"title":"Uart_Ctrl_MD20160122","children":[{"title":"Uart_Ctrl_MD_top.fit.smsg <span style='color:#111;'>409B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top_assignment_defaults.qdf <span style='color:#111;'>47.41KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.pin <span style='color:#111;'>14.71KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.done <span style='color:#111;'>26B</span>","children":null,"spread":false},{"title":"rs232rx.v <span style='color:#111;'>6.22KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sta.summary <span style='color:#111;'>403B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.qpf <span style='color:#111;'>1.24KB</span>","children":null,"spread":false},{"title":"uart_ctrl.v <span style='color:#111;'>12.99KB</span>","children":null,"spread":false},{"title":"clock_gen_select.v <span style='color:#111;'>2.15KB</span>","children":null,"spread":false},{"title":"db","children":[{"title":"Uart_Ctrl_MD_top.sgdiff.cdb <span style='color:#111;'>17.83KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(3).cnf.hdb <span style='color:#111;'>1.25KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.rtlv.hdb <span style='color:#111;'>17.74KB</span>","children":null,"spread":false},{"title":"prev_cmp_Uart_Ctrl_MD_top.qmsg <span style='color:#111;'>80.68KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sld_design_entry_dsc.sci <span style='color:#111;'>212B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.syn_hier_info <span style='color:#111;'>0B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(2).cnf.hdb <span style='color:#111;'>2.17KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(5).cnf.hdb <span style='color:#111;'>1.02KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.tmw_info <span style='color:#111;'>304B</span>","children":null,"spread":false},{"title":"logic_util_heursitic.dat <span style='color:#111;'>11.86KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.map.qmsg <span style='color:#111;'>24.64KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sld_design_entry.sci <span style='color:#111;'>212B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sta.rdb <span style='color:#111;'>8.54KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.lpc.html <span style='color:#111;'>2.71KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(5).cnf.cdb <span style='color:#111;'>3.66KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(1).cnf.hdb <span style='color:#111;'>1.26KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.hif <span style='color:#111;'>6.16KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.smart_action.txt <span style='color:#111;'>6B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.lpc.rdb <span style='color:#111;'>580B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cmp.logdb <span style='color:#111;'>4B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(4).cnf.cdb <span style='color:#111;'>6.40KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.db_info <span style='color:#111;'>153B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(3).cnf.cdb <span style='color:#111;'>6.18KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(0).cnf.hdb <span style='color:#111;'>1.75KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.idb.cdb <span style='color:#111;'>6.73KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.lpc.txt <span style='color:#111;'>2.54KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.asm.rdb <span style='color:#111;'>1.28KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.asm.qmsg <span style='color:#111;'>2.21KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cmp.rdb <span style='color:#111;'>15.06KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.smp_dump.txt <span style='color:#111;'>1.01KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.map.cdb <span style='color:#111;'>19.41KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sgdiff.hdb <span style='color:#111;'>18.84KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.map.hdb <span style='color:#111;'>18.29KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(2).cnf.cdb <span style='color:#111;'>5.81KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.map.logdb <span style='color:#111;'>4B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sta_cmp.5_slow.tdb <span style='color:#111;'>49.72KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.tis_db_list.ddb <span style='color:#111;'>238B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.rtlv_sg_swap.cdb <span style='color:#111;'>2.11KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(4).cnf.hdb <span style='color:#111;'>1.82KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(6).cnf.cdb <span style='color:#111;'>9.83KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cmp.kpt <span style='color:#111;'>219B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.hier_info <span style='color:#111;'>58.65KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(1).cnf.cdb <span style='color:#111;'>2.74KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.rtlv_sg.cdb <span style='color:#111;'>32.52KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cmp.hdb <span style='color:#111;'>18.92KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.pre_map.hdb <span style='color:#111;'>17.91KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.pre_map.cdb <span style='color:#111;'>34.98KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.amm.cdb <span style='color:#111;'>495B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cbx.xml <span style='color:#111;'>98B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cmp.cdb <span style='color:#111;'>54.88KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cmp0.ddb <span style='color:#111;'>97.84KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.fit.qmsg <span style='color:#111;'>47.05KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(0).cnf.cdb <span style='color:#111;'>3.54KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.(6).cnf.hdb <span style='color:#111;'>3.13KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sta.qmsg <span style='color:#111;'>6.85KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.asm_labs.ddb <span style='color:#111;'>3.53KB</span>","children":null,"spread":false}],"spread":false},{"title":"Uart_Ctrl_MD_top.map.rpt <span style='color:#111;'>44.80KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.fit.rpt <span style='color:#111;'>102.75KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.flow.rpt <span style='color:#111;'>7.08KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.pof <span style='color:#111;'>7.69KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.cdf <span style='color:#111;'>387B</span>","children":null,"spread":false},{"title":"incremental_db","children":[{"title":"compiled_partitions","children":[{"title":"Uart_Ctrl_MD_top.root_partition.map.kpt <span style='color:#111;'>5.01KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.db_info <span style='color:#111;'>153B</span>","children":null,"spread":false}],"spread":false},{"title":"README <span style='color:#111;'>653B</span>","children":null,"spread":false}],"spread":false},{"title":"Uart_Ctrl_MD_top.v <span style='color:#111;'>3.44KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.dpf <span style='color:#111;'>239B</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.asm.rpt <span style='color:#111;'>6.85KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.qsf <span style='color:#111;'>6.32KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.tis_db_list.ddb <span style='color:#111;'>263B</span>","children":null,"spread":false},{"title":"rx_frame.v <span style='color:#111;'>3.01KB</span>","children":null,"spread":false},{"title":"clock_gen_select.v.bak <span style='color:#111;'>2.15KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.map.summary <span style='color:#111;'>328B</span>","children":null,"spread":false},{"title":"rs232tx.v <span style='color:#111;'>4.31KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.sta.rpt <span style='color:#111;'>71.14KB</span>","children":null,"spread":false},{"title":"Uart_Ctrl_MD_top.fit.summary <span style='color:#111;'>389B</span>","children":null,"spread":false},{"title":"tx_frame.v <span style='color:#111;'>3.91KB</span>","children":null,"spread":false}],"spread":false},{"title":"readme.txt <span style='color:#111;'>345B</span>","children":null,"spread":false}],"spread":true}],"spread":true}]