IC计划FPGA计划at24c16_sdram_sramVERILOG仿真模型源码.zip

[{"title":"（12个子文件262KB）IC设计FPGA设计at24c16_sdram_sramVERILOG仿真模型源码.zip","children":[{"title":"sdram","children":[{"title":"sdram_model.v <span style='color:#111;'>42.78KB</span>","children":null,"spread":false}],"spread":true},{"title":"SRAM","children":[{"title":"lpm_ram_dp.v <span style='color:#111;'>9.91KB</span>","children":null,"spread":false},{"title":"sram128k_24.v <span style='color:#111;'>587B</span>","children":null,"spread":false},{"title":"sparam256_8_std85.v <span style='color:#111;'>500B</span>","children":null,"spread":false},{"title":"sram128k_24_io.v <span style='color:#111;'>592B</span>","children":null,"spread":false},{"title":"dpsram512_48_std85.v <span style='color:#111;'>887B</span>","children":null,"spread":false},{"title":"说明.txt <span style='color:#111;'>396B</span>","children":null,"spread":false},{"title":"spsram1024_8_std85.v <span style='color:#111;'>538B</span>","children":null,"spread":false},{"title":"lpm_ram_dp.v.bak <span style='color:#111;'>9.90KB</span>","children":null,"spread":false}],"spread":true},{"title":"at24c16","children":[{"title":"at24c16说明.txt <span style='color:#111;'>190B</span>","children":null,"spread":false},{"title":"at24c16_core.v <span style='color:#111;'>4.33KB</span>","children":null,"spread":false},{"title":"at24c16.pdf <span style='color:#111;'>300.41KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}]