[{"title":"(8个子文件5.73MB)cyclone10lp_10cl025+MAX1010M08FPGA开发板CADENCE硬件原理图+PCB文件.zip","children":[{"title":"cyclone10lp_10cl025+MAX1010M08FPGA开发板CADENCE硬件原理图+PCB文件","children":[{"title":"assembly","children":[{"title":"C10LP_EVAL_A1_ADT.pdf <span style='color:#111;'>531.72KB</span>","children":null,"spread":false},{"title":"C10LP_EVAL_A1_ADB.pdf <span style='color:#111;'>418.41KB</span>","children":null,"spread":false}],"spread":true},{"title":"layout","children":[{"title":"C10LP_EVAL_A1_PCB.brd <span style='color:#111;'>6.36MB</span>","children":null,"spread":false}],"spread":true},{"title":"gerber","children":[{"title":"C10LP_EVAL_A1_Gerber_CE_Added.zip <span style='color:#111;'>862.37KB</span>","children":null,"spread":false}],"spread":true},{"title":"schematic","children":[{"title":"c10lp_eval_a1_sch.opj <span style='color:#111;'>5.79KB</span>","children":null,"spread":false},{"title":"C10LP_EVAL_A1_SCH.DSN <span style='color:#111;'>4.72MB</span>","children":null,"spread":false},{"title":"C10LP_EVAL_A1_SCH.pdf <span style='color:#111;'>1.56MB</span>","children":null,"spread":false}],"spread":true},{"title":"bom","children":[{"title":"6XX-44504R-0C.xls <span style='color:#111;'>56.00KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]