DE2-115FPGA资料

[{"title":"（30个子文件26.21MB）DE2-115FPGA资料","children":[{"title":"DE2","children":[{"title":"DE2_115_schematic","children":[{"title":"DE2-115_MB.pdf <span style='color:#111;'>1.15MB</span>","children":null,"spread":false}],"spread":true},{"title":"DE2_115_lab_exercises","children":[{"title":"DE2_115_pin_assignments.csv <span style='color:#111;'>29.91KB</span>","children":null,"spread":false},{"title":"DE2-115_lab_exercises","children":[{"title":"DE2_115_Computer_Organization","children":[{"title":"lab4.pdf <span style='color:#111;'>179.21KB</span>","children":null,"spread":false},{"title":"lab3.pdf <span style='color:#111;'>99.85KB</span>","children":null,"spread":false},{"title":"lab2.pdf <span style='color:#111;'>119.55KB</span>","children":null,"spread":false},{"title":"lab5.pdf <span style='color:#111;'>222.70KB</span>","children":null,"spread":false},{"title":"lab1.pdf <span style='color:#111;'>126.43KB</span>","children":null,"spread":false}],"spread":true},{"title":"DE2_115_Digital_Logic","children":[{"title":"DE2-115_labs_vhdl","children":[{"title":"lab5_VHDL.pdf <span style='color:#111;'>9.97KB</span>","children":null,"spread":false},{"title":"lab10_VHDL.pdf <span style='color:#111;'>137.87KB</span>","children":null,"spread":false},{"title":"lab4_VHDL.pdf <span style='color:#111;'>49.77KB</span>","children":null,"spread":false},{"title":"lab6_VHDL.pdf <span style='color:#111;'>283.14KB</span>","children":null,"spread":false},{"title":"lab9_VHDL.pdf <span style='color:#111;'>324.73KB</span>","children":null,"spread":false},{"title":"lab2_VHDL.pdf <span style='color:#111;'>114.47KB</span>","children":null,"spread":false},{"title":"lab3_VHDL.pdf <span style='color:#111;'>147.30KB</span>","children":null,"spread":false},{"title":"lab7_VHDL.pdf <span style='color:#111;'>134.33KB</span>","children":null,"spread":false},{"title":"lab1_VHDL.pdf <span style='color:#111;'>153.04KB</span>","children":null,"spread":false},{"title":"lab8_VHDL.pdf <span style='color:#111;'>532.74KB</span>","children":null,"spread":false}],"spread":true},{"title":"DE2-115_labs_verilog","children":[{"title":"lab6_Verilog.pdf <span style='color:#111;'>282.59KB</span>","children":null,"spread":false},{"title":"lab4_Verilog.pdf <span style='color:#111;'>17.50KB</span>","children":null,"spread":false},{"title":"lab3_Verilog.pdf <span style='color:#111;'>151.18KB</span>","children":null,"spread":false},{"title":"lab9_Verilog.pdf <span style='color:#111;'>216.76KB</span>","children":null,"spread":false},{"title":"lab1_Verilog.pdf <span style='color:#111;'>145.45KB</span>","children":null,"spread":false},{"title":"lab10_Verilog.pdf <span style='color:#111;'>138.10KB</span>","children":null,"spread":false},{"title":"lab8_Verilog.pdf <span style='color:#111;'>535.31KB</span>","children":null,"spread":false},{"title":"lab7_Verilog.pdf <span style='color:#111;'>129.83KB</span>","children":null,"spread":false},{"title":"lab5_Verilog.pdf <span style='color:#111;'>9.88KB</span>","children":null,"spread":false},{"title":"lab2_Verilog.pdf <span style='color:#111;'>117.26KB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"DE2_115_user_manual","children":[{"title":"My_First_Niosii.pdf <span style='color:#111;'>13.40MB</span>","children":null,"spread":false},{"title":"DE2_115_User_manual.pdf <span style='color:#111;'>10.55MB</span>","children":null,"spread":false},{"title":"My_First_Fpga.pdf <span style='color:#111;'>2.00MB</span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]